Computer Processors

  Home arrow Computer Processors arrow Into the Itanium, Part 2
Watch our Tech Videos 
Dev Hardware Forums 
Computer Cases  
Computer Processors  
Computer Systems  
Digital Cameras  
Flat Panels  
Hardware Guides  
Hardware News  
Input Devices  
Mobile Devices  
Networking Hardware  
PC Cooling  
PC Speakers  
Power Supply Units  
Sound Cards  
Storage Devices  
Tech Interviews  
User Experiences  
Video Cards  
Weekly Newsletter
Developer Updates  
Free Website Content 
 RSS  Articles
 RSS  Forums
 RSS  All Feeds
Write For Us 
Contact Us 
Site Map 
Privacy Policy 
  >>> SIGN UP!  
  Lost Password? 

Into the Itanium, Part 2
  • Search For More Articles!
  • Disclaimer
  • Author Terms
  • Rating: 2 stars2 stars2 stars2 stars2 stars / 15

    Table of Contents:
  • Into the Itanium, Part 2
  • Effects of Bundling
  • Additions Specific to IA-64
  • Software Pipelining and Register Stacking

  • Rate this Article: Poor Best 
      Del.ici.ous Digg
      Blink Simpy
      Google Spurl
      Y! MyWeb Furl
    Email Me Similar Content When Posted
    Add Developer Shed Article Feed To Your Site
    Email Article To Friend
    Print Version Of Article
    PDF Version Of Article


    Into the Itanium, Part 2

    (Page 1 of 4 )

    In our last piece, you were introduced to Itanium from a business and historical standpoint. Today however, we're going to get into the nitty gritty, and show how it's different from the current x86 processor the vast majority of you are running right now.

    Instruction Execution

    In your normal P4 or Athlon, code comes in, gets executed and so on right? Well, there's a bit more to it than that. In a CISC (complex instruction set computer) architecture like those mentioned, that original code written in C, Java, or other languages gets turned by a compiler into code that your processor can understand natively. That's using the "instruction set," in this case x86-32, a set of commands that all make sense to the CPU on a low level. These are then passed off to it through the memory hierarchy, until they reach the front end of the processor, all in order, pretty much one at a time.

    At this point, the instructions are decoded further into smaller pieces called "micro-ops" or "uops," which the hardware tries to align as much as possible in parallel, and pass off to the various execution units. They also can be executed "out of order," which is one reason why x86 processors are capable of being so blindingly quick. However, all this hardware takes up a large number of transistors and die space, as well as being extremely complicated to have function correctly and quickly. After the uops have been executed, they are all tossed together again in a "re-order buffer" to line them up sequentially the way they came in. This is all called hardware based instruction scheduling.

    In Itanium, the compiler is responsible for that scheduling. Instead of having the hardware dynamically assign the order of execution, and try to figure out what can all be done at the same time in parallel by looking at dependencies and available resources, this is all done ahead of time when the program is first compiled. This puts a lot of the emphasis on the compiling software for performance of the chip.

    Into the Itanium Part 2
    (Click for larger image.)

    Instead of the way a normal compiler works by just translating code to machine instructions, Itanium compilers take those instructions and bundle them up in groups of three, and affix a template to them to distinguish the type. Those are the standard types, such as memory access, integer, floating point, branch, and so on. By taking the time at compile time, the three instructions in the bundle are assured to avoid "Read after Write" and other such conflicts, and extract the most possible parallelism.

    More Computer Processors Articles
    More By DMOS

    blog comments powered by Disqus


    - Intel Unveils Itanium 9500 Processors
    - Intel`s Ultra-Quick i5 and i7 Processors Ava...
    - Intel Nehalem
    - VIA Nano
    - Intel Atom
    - Intel Celeron 420
    - Intel Pentium E2140
    - Inside the Machine by Jon Stokes
    - Chip History from 1970 to Today
    - A Brief History of Chips
    - Intel Shows Off at Developer Forum
    - Core 2 Quadro Review
    - Core Concepts
    - AMD Takes on Intel with AM2 and HT
    - Intel Presler 955: Benchmarking the First 65...

    Developer Shed Affiliates


    © 2003-2019 by Developer Shed. All rights reserved. DS Cluster - Follow our Sitemap
    KEITHLEE2zdeconfigurator/configs/INFUSIONSOFT_OVERLAY.phpzdeconfigurator/configs/ OFFLOADING INFUSIONSOFTLOADING INFUSIONSOFT 1debug:overlay status: OFF
    overlay not displayed overlay cookie defined: TI_CAMPAIGN_1012_D OVERLAY COOKIE set:
    status off